

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS PO Box 1470 Alexandra, Virgina 22313-1450 www.nepto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/020,034	12/07/2001	Jozef D. Mitros	TI-32931	8951	
23494	7590 09/02/2003				
	TEXAS INSTRUMENTS INCORPORATED			LXAMINER	
P O BOX 655474, M/S 3999 DALLAS, TX 75265			PHAM, LONG		
			ART UNIT	PAPER NUMBER	
			2814		
			DATE MAILED: 09/02/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

			4	A -	_
		Application	n No.	Applicant(s)	
		10/020,034	1	MITROS ET AL.	
	Office Action Summary	Examiner		Art Unit	
		Long Phan	n	2814	
	The MAILING DATE of this commun	ication appears on the	cover sheet wit	h the correspondence address	
Period fo				ONTHIO) FROM	
THE N - Exter after - If the - If NO - Failu - Any r	ORTENED STATUTORY PERIOD F MAILING DATE OF THIS COMMUNI risions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this come period for reply specified above is less than thirty (3 period for reply is specified above, the maximum stree to reply within the set or extended period for reply eply received by the Office later than three months a department adjustment. See 37 CFR 1.704(b).	ICATION.  s of 37 CFR 1.136(a). In no ever nunication.  80) days, a reply within the statut attutory period will apply and will or will by statute cause the application.	nt, however, may a re tory minimum of thirty expire SIX (6) MON cation to become AB	riply be timely filed  (30) days will be considered timely.  (HS from the mailing date of this communication.  ANDONED (35 U.S.C. § 133).	
1)	Responsive to communication(s) file	led on			
2a)□	·	2b) This action is i	non-final.		
3)		n for allowance except tice under <i>Ex par</i> te <i>Qu</i>	for formal mat uayle, 1935 C.[	ters, prosecution as to the merits is 0. 11, 453 O.G. 213.	
•	ion of Claims				
	Claim(s) $\underline{1-30}$ is/are pending in the				
	4a) Of the above claim(s) is/a	are withdrawn from cor	isideration.		
5)[	Claim(s) <u>1-17 and 28-30</u> is/are allow	wed.			
6)⊡	Claim(s) <u>18,19,26 and 27</u> is/are reje	ected.			
7)	Claim(s) 20-25 is/are objected to.				
8)[	Claim(s) are subject to restrict	ction and/or election re	equirement.		
• •	ion Papers				
	The specification is objected to by the				
10)	The drawing(s) filed on is/are				
	Applicant may not request that any ob				
11)	The proposed drawing correction file			isapproved by the Examiner.	
	If approved, corrected drawings are re		fice action.		
	The oath or declaration is objected to	o by the Examiner.			
_	under 35 U.S.C. §§ 119 and 120			0.440(=) (=) == (5)	
13)	Acknowledgment is made of a claim	n for foreign priority un	der 35 U.S.C.	§ 119(a)-(d) or (t).	
,	<u> </u>				
	1. Certified copies of the priority				
	2. Certified copies of the priority				
*	<ol> <li>Copies of the certified copies application from the Inter See the attached detailed Office action</li> </ol>	national Bureau (PCT)	Rule 17.2(a)).		
				§ 119(e) (to a provisional application	n).
	a)  The translation of the foreign la				
15)	Acknowledgment is made of a claim	for domestic priority u	nder 35 U.S.C	§§ 120 and/or 121.	
Attachme			4) Interview	Summary (PTO-413) Paper No(s)	
2) Not	ice of References Cited (PTO-892) ice of Draftsperson's Patent Drawing Review ( rmation Disclosure Statement(s) (PTO-1449)	(PTO-948) Paper No(s)		Informal Patent Application (PTO-152)	

Application/Control Number: 10/020,034 Page 2

Art Unit: 2814

#### **DETAILED ACTION**

### Claim Rejections - 35 USC § 103

1. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

1. Claims 18 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lin et al (US '082) in view of Nakahara (US '242) (a newly cited reference).

With respect to clams 18, Lin teaches a method of fabricating MOSFET transistors in a semiconductor device, comprising (see figures 1, 2A-2F, and 3A-3E and col. 1, line 10 to col.7, line 5):

providing a semiconductor substrate 220;

adjusting a threshold voltage 226 of a first transistor device 208 (NMOS) in a first region of said substrate by a first implantation process; and forming a source/drain region 250 of a second transistor device 210 (PMOS) by a second implantation process.

However, Lin et al. fails to teach adjusting the threshold voltage of the first transistor device and forming the source/drain of the second transistor device in single implantation or simultaneous implantation.

Nakahar teaches a process of forming multiple MOS devices on a substrate in which the threshold voltage region of a MOS device and the source/drain

See figures 1A-1E and 2A-2B, 3, and 4 and col. 1, line 5 to col. 6, line 55. It would have been obvious to *one of ordinary skill in the art of making semiconductor devices* to form the threshold voltage region of the first transistor device and the source/drain or LDD region of the second transistor device simultaneously or in a single implantation step in Lin's method because in doing so high-speed MOS devices can be obtained. See col. 1, lines 54-60.

Application/Control Number: 10/020,034 Page 3

Art Unit: 2814

With respect to claim 19, Lin et al. further teach forming a source/drain region 250 of the first transistor device. See fig. 2F.

2. Claims 26 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lin et al (US '082) in view of Nakahara (US '242) (a newly cited reference).

Lin teaches a method of forming a source/drain region in a semiconductor device, comprising (see figures 1, 2A-2F, and 3A-3E and col. 1, line 10 to col.7, line 5):

implanting a first transistor region using boron or phosphorus to adjust a threshold voltage associated with the first transistor device 208 by a first implantation process; and

implanting a portion of a second transistor region using boron or phosphorus to form a source/drain region 250 associated with a second transistor device 212 by a second implantation process.

Lin teaches that the threshold voltage region of the first transistor device and the source/drain of the second transistor device are formed by two separate implantation processes but fails to teach that the threshold voltage region of the first transistor device and the source/drain region of the second transistor device are formed by a single implantation process as recited in present claim 26.

Makanan Loudinoo a produce conse

in which the threshold voltage region of a MOS device and the source/drain regions of another MOS device are formed simultaneously by implantation. See figures 1A-1E and 2A-2B, 3, and 4 and col. 1, line 5 to col. 6, line 55. It would have been obvious to *one of ordinary skill in the art of making semiconductor devices* to form the threshold voltage region of the first transistor device and the source/drain or LDD region of the second transistor device simultaneously or in a single implantation step in Lin's method

Art Unit: 2814

because in doing so high-speed MOS devices can be obtained. See col. 1, lines 54-60.

## Allowable Subject Matter

3. Claims 1-17 and 28-30 are allowed.

### Allowable Subject Matter

4. Claims 20, 21, 22, 23, 24, and 25 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Long Pham whose telephone number is 703-308-1092. The examiner can normally be reached on M-F, 8:30AM-5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on 703-308-4918. The fax phone numbers for the organization where this application or proceeding is assigned are 703-746-4082 for regular communications and 703-746-4082 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be should be allowed as 308-0956.

Long Pham

Primary Examiner

Art Unit 2814

Page 5

Application/Control Number: 10/020,034

Art Unit: 2814

L. P.

August 27, 2003